Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
38 changes: 27 additions & 11 deletions llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -988,20 +988,36 @@ bool WebAssemblyFastISel::selectSelect(const Instruction *I) {
bool WebAssemblyFastISel::selectTrunc(const Instruction *I) {
const auto *Trunc = cast<TruncInst>(I);

Register Reg = getRegForValue(Trunc->getOperand(0));
if (Reg == 0)
const Value *Op = Trunc->getOperand(0);
MVT::SimpleValueType From = getSimpleType(Op->getType());
MVT::SimpleValueType To = getLegalType(getSimpleType(Trunc->getType()));
Register In = getRegForValue(Op);
if (In == 0)
return false;

unsigned FromBitWidth = Trunc->getOperand(0)->getType()->getIntegerBitWidth();
unsigned ToBitWidth = Trunc->getType()->getIntegerBitWidth();
auto Truncate = [&](Register Reg) -> unsigned {
if (From == MVT::i64) {
if (To == MVT::i64)
return copyValue(Reg);

if (To == MVT::i1 || To == MVT::i8 || To == MVT::i16 || To == MVT::i32) {
Register Result = createResultReg(&WebAssembly::I32RegClass);
BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, MIMD,
TII.get(WebAssembly::I32_WRAP_I64), Result)
.addReg(Reg);
return Result;
}
}

if (ToBitWidth <= 32 && (32 < FromBitWidth && FromBitWidth <= 64)) {
Register Result = createResultReg(&WebAssembly::I32RegClass);
BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, MIMD,
TII.get(WebAssembly::I32_WRAP_I64), Result)
.addReg(Reg);
Reg = Result;
}
if (From == MVT::i32)
return copyValue(Reg);

return 0;
};

unsigned Reg = Truncate(In);
if (Reg == 0)
return false;

updateValueMap(Trunc, Reg);
return true;
Expand Down
5 changes: 4 additions & 1 deletion llvm/test/CodeGen/WebAssembly/fast-isel-pr138479.ll
Original file line number Diff line number Diff line change
@@ -1,4 +1,5 @@
; RUN: llc < %s -asm-verbose=false -fast-isel -fast-isel-abort=1 -verify-machineinstrs | FileCheck %s
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 6
; RUN: llc < %s -asm-verbose=false -fast-isel -fast-isel-abort=0 -verify-machineinstrs | FileCheck %s

target triple = "wasm32-unknown-unknown"

Expand All @@ -13,3 +14,5 @@ define void @call_trunc_i64_to_i48(i64 %x) {
call void @extern48(i48 %x48)
ret void
}
;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; CHECK: {{.*}}
23 changes: 23 additions & 0 deletions llvm/test/CodeGen/WebAssembly/fast-isel-simd128.ll
Original file line number Diff line number Diff line change
@@ -0,0 +1,23 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 6
; RUN: llc < %s -fast-isel -fast-isel-abort=0 -mattr=+simd128 -verify-machineinstrs | FileCheck %s

target triple = "wasm32-unknown-unknown"

define i8 @pr165438(<4 x i32> %0) {
; CHECK-LABEL: pr165438:
; CHECK: .functype pr165438 (v128) -> (i32)
; CHECK-NEXT: # %bb.0: # %entry
; CHECK-NEXT: local.get 0
; CHECK-NEXT: local.get 0
; CHECK-NEXT: i8x16.shuffle 0, 4, 8, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
; CHECK-NEXT: i8x16.extract_lane_u 0
; CHECK-NEXT: # fallthrough-return
entry:
%conv = trunc <4 x i32> %0 to <4 x i8>
br label %cond.true


cond.true: ; preds = %entry
%vecext = extractelement <4 x i8> %conv, i32 0
ret i8 %vecext
}
Loading