|
8 | 8 | // |
9 | 9 |
|
10 | 10 | module DLY_VALUE_MUX ( |
11 | | - input [5:0] DLY_TAP_VAL_ARRAY[19:0], // 20 Delay Tap Value Input Ports |
| 11 | + input [5:0] DLY_TAP0_VAL, // Delay Tap Value Input Port |
| 12 | + input [5:0] DLY_TAP1_VAL, // Delay Tap Value Input Port |
| 13 | + input [5:0] DLY_TAP2_VAL, // Delay Tap Value Input Port |
| 14 | + input [5:0] DLY_TAP3_VAL, // Delay Tap Value Input Port |
| 15 | + input [5:0] DLY_TAP4_VAL, // Delay Tap Value Input Port |
| 16 | + input [5:0] DLY_TAP5_VAL, // Delay Tap Value Input Port |
| 17 | + input [5:0] DLY_TAP6_VAL, // Delay Tap Value Input Port |
| 18 | + input [5:0] DLY_TAP7_VAL, // Delay Tap Value Input Port |
| 19 | + input [5:0] DLY_TAP8_VAL, // Delay Tap Value Input Port |
| 20 | + input [5:0] DLY_TAP9_VAL, // Delay Tap Value Input Port |
| 21 | + input [5:0] DLY_TAP10_VAL, // Delay Tap Value Input Port |
| 22 | + input [5:0] DLY_TAP11_VAL, // Delay Tap Value Input Port |
| 23 | + input [5:0] DLY_TAP12_VAL, // Delay Tap Value Input Port |
| 24 | + input [5:0] DLY_TAP13_VAL, // Delay Tap Value Input Port |
| 25 | + input [5:0] DLY_TAP14_VAL, // Delay Tap Value Input Port |
| 26 | + input [5:0] DLY_TAP15_VAL, // Delay Tap Value Input Port |
| 27 | + input [5:0] DLY_TAP16_VAL, // Delay Tap Value Input Port |
| 28 | + input [5:0] DLY_TAP17_VAL, // Delay Tap Value Input Port |
| 29 | + input [5:0] DLY_TAP18_VAL, // Delay Tap Value Input Port |
| 30 | + input [5:0] DLY_TAP19_VAL, // Delay Tap Value Input Port |
12 | 31 | input [4:0] DLY_ADDR, // Input Address |
13 | | - output [5:0] DLY_TAP_VALUE // Delay Tap Value Output Port |
| 32 | + output reg [5:0] DLY_TAP_VALUE // Delay Tap Value Output Port |
14 | 33 | ); |
15 | 34 |
|
16 | | -assign DLY_TAP_VALUE= (DLY_ADDR<20)?DLY_TAP_VAL_ARRAY[DLY_ADDR]:5'd0; |
| 35 | +always@(*) |
| 36 | +begin |
| 37 | + case(DLY_ADDR) |
| 38 | + 5'd0: DLY_TAP_VALUE = DLY_TAP0_VAL; |
| 39 | + 5'd1: DLY_TAP_VALUE = DLY_TAP1_VAL; |
| 40 | + 5'd2: DLY_TAP_VALUE = DLY_TAP2_VAL; |
| 41 | + 5'd3: DLY_TAP_VALUE = DLY_TAP3_VAL; |
| 42 | + 5'd4: DLY_TAP_VALUE = DLY_TAP4_VAL; |
| 43 | + 5'd5: DLY_TAP_VALUE = DLY_TAP5_VAL; |
| 44 | + 5'd6: DLY_TAP_VALUE = DLY_TAP6_VAL; |
| 45 | + 5'd7: DLY_TAP_VALUE = DLY_TAP7_VAL; |
| 46 | + 5'd8: DLY_TAP_VALUE = DLY_TAP8_VAL; |
| 47 | + 5'd9: DLY_TAP_VALUE = DLY_TAP9_VAL; |
| 48 | + 5'd10: DLY_TAP_VALUE = DLY_TAP10_VAL; |
| 49 | + 5'd11: DLY_TAP_VALUE = DLY_TAP11_VAL; |
| 50 | + 5'd12: DLY_TAP_VALUE = DLY_TAP12_VAL; |
| 51 | + 5'd13: DLY_TAP_VALUE = DLY_TAP13_VAL; |
| 52 | + 5'd14: DLY_TAP_VALUE = DLY_TAP14_VAL; |
| 53 | + 5'd15: DLY_TAP_VALUE = DLY_TAP15_VAL; |
| 54 | + 5'd16: DLY_TAP_VALUE = DLY_TAP16_VAL; |
| 55 | + 5'd17: DLY_TAP_VALUE = DLY_TAP17_VAL; |
| 56 | + 5'd18: DLY_TAP_VALUE = DLY_TAP18_VAL; |
| 57 | + 5'd19: DLY_TAP_VALUE = DLY_TAP19_VAL; |
| 58 | + default: DLY_TAP_VALUE = 5'd0; |
| 59 | + endcase |
| 60 | +end |
17 | 61 |
|
18 | 62 | endmodule |
19 | 63 | `endcelldefine |
0 commit comments