Commit c128be0

authored

Merge pull request #127 from os-fpga/revert-125-bilal458-patch-1

Revert "Rename DLY_SEL_DCODER.v to DLY_SEL_DECODER.v"

2 parents de52855 + 14719e0 commit c128be0Copy full SHA for c128be0

1 file changed

+0

-0

lines changed

sim_models/verilog
- DLY_SEL_DCODER.v

1 file changed

+0

-0

lines changed

`‎sim_models/verilog/DLY_SEL_DECODER.v‎ renamed to ‎sim_models/verilog/DLY_SEL_DCODER.v‎`

File renamed without changes.

Comments

(0)