Skip to content

Conversation

@StancaPop
Copy link
Contributor

PR Description

Fix the base addresses for the ADC Common, ADC Channel, DAC Common and DAC Channel in the IPs documentation.

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)
  • Documentation

PR Checklist

  • I have followed the code style guidelines
  • I have performed a self-review of changes
  • I have compiled all hdl projects and libraries affected by this PR
  • I have tested in hardware affected projects, at least on relevant boards
  • I have commented my code, at least hard-to-understand parts
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe files, Copyright etc)
  • I have not introduced new Warnings/Critical Warnings on compilation
  • I have added new hdl testbenches or updated existing ones

Signed-off-by: Stanca Pop <stanca.pop@analog.com>
@StancaPop StancaPop force-pushed the docs_add_regmap_info branch from 89f8512 to 28e268c Compare October 30, 2025 16:04
@StancaPop StancaPop marked this pull request as draft October 30, 2025 16:05
@StancaPop
Copy link
Contributor Author

Converting this PR to a draft until we come up with a clear explanation + examples on how the register map should be accessed.

Signed-off-by: Stanca Pop <stanca.pop@analog.com>
Signed-off-by: Stanca Pop <stanca.pop@analog.com>
Signed-off-by: Stanca Pop <stanca.pop@analog.com>
@StancaPop StancaPop force-pushed the docs_add_regmap_info branch from 3406357 to 4c92a14 Compare November 25, 2025 19:32
@StancaPop StancaPop marked this pull request as ready for review November 25, 2025 19:34
Add generic regmap info and references that point to ADC/DAC instructions
for register access.

Signed-off-by: Stanca Pop <stanca.pop@analog.com>
@StancaPop StancaPop force-pushed the docs_add_regmap_info branch from 4c92a14 to 984d381 Compare November 26, 2025 11:19
- 0x0000
- BASE
- See the `Base <#hdl-regmap-COMMON>`__ table for more details.
* - 0x0000
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

For this IP the default offset was probably 0x1000 => 0x4000 based on https://github.com/analogdevicesinc/hdl/blob/main/library/common/up_dac_common.v#L49

But I would remove the documentation for axi_ad9144, since this ip was replaced with the generic dac_jesd_tpl a long time ago.
The dac_jesd_tpl has this set to 0x0 https://github.com/analogdevicesinc/hdl/blob/main/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v#L214
Older dac ips have this generic 0x4000 offset.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

The ADC IP supports **16 channels**, numbered from **0 to 15**. The **base
registers** start at offset ``0x0`` and the **common (global) registers** start
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I would add here a "*" and give more details below.
Usually the start offset is 0x0, But it can be something lese like in the case of axi_adrv9001 which has two adc_common register spaces.
Same for DAC. It can be 0x0 or something in the interval 0x100 to 0x3F00.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants