8371968: RISC-V: implement AES CBC intrinsics

[Anjian-Wen]

Support AES CBC intrinsic on RISCV, Already passed the tests in
test/hotspot/jtreg/compiler/codegen/aes/
test/jdk/com/sun/crypto

---

Progress

• Change must be properly reviewed (1 review required, with at least 1 Reviewer)
• Change must not contain extraneous whitespace
• Commit message must refer to an issue

Issue

• JDK-8371968: RISC-V: implement AES CBC intrinsics (Sub-task - P4)

Reviewing

Using git

Checkout this PR locally:
$ git fetch https://git.openjdk.org/jdk.git pull/28320/head:pull/28320
$ git checkout pull/28320

Update a local copy of the PR:
$ git checkout pull/28320
$ git pull https://git.openjdk.org/jdk.git pull/28320/head

Using Skara CLI tools

Checkout this PR locally:
$ git pr checkout 28320

View PR using the GUI difftool:
$ git pr show -t 28320

Using diff file

Download this PR as a diff file:
https://git.openjdk.org/jdk/pull/28320.diff

Using Webrev

Link to Webrev Comment

[bridgekeeper]

👋 Welcome back wenanjian! A progress list of the required criteria for merging this PR into master will be added to the body of your pull request. There are additional pull request commands available for use with this pull request.

[openjdk]

❗ This change is not yet ready to be integrated.
See the Progress checklist in the description for automated requirements.

[openjdk]

@Anjian-Wen The following label will be automatically applied to this pull request:

• hotspot-compiler

When this pull request is ready to be reviewed, an "RFR" email will be sent to the corresponding mailing list. If you would like to change these labels, use the /label pull request command.

[Anjian-Wen]

/issue JDK-8371968

[openjdk]

@Anjian-Wen The primary solved issue for a PR is set through the PR title. Since the current title does not contain an issue reference, it will now be updated.

[mlbridge]

Webrevs

• 01: Full - Incremental (db18bda6)
• 00: Full (280fae41)

[RealFYang]

Hi, Thanks for making the changes. I am having a look.

[RealFYang]

Shouldn't this be x10? x0 is the zero register on riscv.

[Anjian-Wen]

Thanks for the reminder, fixed!