Added ALU implementation.#3

rishabhjoshi wants to merge 1 commit intodeepvyas:masterdeepvyas/Verilog-Snippets:masterfrom

rishabhjoshi:patch-2rishabhjoshi/Verilog-Snippets:patch-2Copy head branch name to clipboard