Skip to content

Added ALU implementation. #3

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Added ALU implementation. #3

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
21 changes: 20 additions & 1 deletion Lab4/Lab41.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -144,4 +144,23 @@ module ALUControl(op,ALUOp,funct);
assign op[1] = (~funct[2])|(~ALUOp[1]);
assign op[2] = (funct[1] &ALUOp[1]) | ALUOp[0];

endmodule
endmodule

// Alternate Implementation to ALU
module ALU(a, b, binv, cin, opn, result, cout);
input [31:0] a, b;
input binv, cin;
input [1:0] opn;
output cout;
output [31:0] result;
// binv 1 for subtraction 0 for add
// cin goes to full adder cin
// opn 00 for and, 01 for or, 10 for add/sub
wire [31:0] finalb, aandb, aorb, aopb;

bit32_2to1mux bmux (finalb, binv, b, ~b);
bit32_AND aband (aandb, a, finalb);
bit32_OR abor (aorb, a, finalb);
bit32_FA_dataflow fa(cout, aopb, a, finalb, cin);
bit32_3to1mux selmux (result, opn, aandb, aorb, aopb);
endmodule