Skip to content

zvfofp4min: fix shared contraint with v[zs]ext #2162

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Nov 30, 2025
Merged

zvfofp4min: fix shared contraint with v[zs]ext #2162

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions riscv/v_ext_macros.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1405,8 +1405,6 @@ VI_VX_ULOOP({ \
#define VI_EXT_CHECK(div) \
require(insn.rd() != insn.rs2()); \
require_vm; \
reg_t from = P.VU.vsew / div; \
require(from >= e8 && from <= e64); \
require(((float)P.VU.vflmul / div) >= 0.125 && ((float)P.VU.vflmul / div) <= 8 ); \
require_align(insn.rd(), P.VU.vflmul); \
require_align(insn.rs2(), P.VU.vflmul / div); \
Expand All @@ -1418,6 +1416,8 @@ VI_VX_ULOOP({ \

// vector: sign/unsiged extension
#define VI_VV_EXT(div, type) \
reg_t from = P.VU.vsew / div; \
require(from >= e8 && from <= e64); \
VI_EXT_CHECK(div); \
VI_LOOP_BASE \
reg_t pat = (((P.VU.vsew >> 3) << 4) | from >> 3); \
Expand Down
Loading